Lead J.D. Edwards Integration Engineer Jobs in California

Currently, there are no Lead J.D. Edwards Integration Engineer jobs available in California which match this search. You may wish to explore similar job titles on the Maintenance jobs in California page or view related jobs below.
Here are some related jobs:
Job # 6032BR Position Title SE&I Weather Integration Lead Job Category Engineering City El Segundo State CA Country US Minimum Clearance TS/SCI Why TASC? At TASC we are committed to advancing our customers’ missions and creating a safer world. See yourself designing the next vital solution to get ahead of evolving cyber threats or advancing security efforts to protect Americans at home and around ...
Looking for an experienced component design engineer to join a senior integration team to develop/deploy/oversee full-chip floor-plan and C4 interconnect design and coordinate product-wide layout convergence from physical design planning and specification to tape-in. Job Description: As a Physical Convergence Lead, your responsibilities will include but not be limited to: (a strong interest in gr...
About Us: Skybox Imaging empowers global businesses to make better decisions with timely, high fidelity imagery and infinite analytics. By combining the power of web technologies and a constellation of high-resolution imaging satellites, Skybox is generating a unique data source describing daily global activity with timely, accessible, sub-meter color imagery and high definition video of the Eart...
The selected candidate will perform duties as an F-35 Supportable Low Observable (SLO) and Structures Repair and Verification Field Service Engineer at Edwards Air Force Base, California in support of Operation Test and Evaluation (OT&E). The selected candidate will be responsive to the aircraft maintenance needs of assigned government and contractor personnel. The candidate will act as the North...
Intel CA
889637true889637falseSubmission for the position: SOC Integration Engineer - (Job Number: 742281)false889637falsetruehttps://intel.taleo.net/careersection/jobdetail.ftl?job=742281&lang=enSOC Integration EngineerfalseSOC Integration Engineer742281Job Description: Defines module interfaces/formats for simulation. Performs Logic design for integration of cell libraries, functional units and sub-syste...
Job Description: Oversees definition, design, verification, and documentation for SoC (System on a Chip) development. Determines architecture design, logic design, and system simulation. Defines module interfaces/formats for simulation. Performs Logic design for integration of cell libraries, functional units and sub-systems into SoC full chip designs, Register Transfer Level coding, and simulatio...
As a Full Chip Integration Lead, you will be participating in the physical design, integration and verification of high performance processor project. Your responsibilities include: Full chip floorplan, area optimizations, block partitioning and pin placements. Own chip level place and route database and verification. Develop and validate power grid. Drive Formal verification, block and full-...
QUALCOMM Incorporated San Jose, CA
Qualcomm-Atheros, a.k.a. QCA http://www.qualcomm.com/qca/ is a wholly owned subsidiary of Qualcomm and a leading provider of wireless and wired technologies for the mobile, networking, computing and consumer electronics markets. We're focused on inventing technologies that connect and empower people in ways that are elegant and accessible to all. The QCA power management team designs power convers...
Job Description: Responsibilities Do you want to help disrupt the live television world? Are you passionate about high scale distributed systems and data? If so, you should get in touch with us. We have been building the OnCue Data/Analytics platform and need more smart and independent technical leaders that can be hands on and help us continue with our mission. Imagine working in a start-up, w...
SerDes customer support engineer for custom silicon or ASSPs integrating Avago SerDes IP, located in San Jose, CA. Work as part of a team of highly skilled engineers providing first class support to tier one customers during implementation of design integrating customer ASIC or ASSPs. The responsibilities include answering general questions about IP, IP features, simulations, timing and test requi...
Global Foundries Santa Clara, CA, 95051
Specific Responsibilities This technology and integration engineer will be responsible for helping enable customers to run their IC designs in GLOBALFOUNDRIES technologies by providing tools to transform their original physical designs (layout) to GLOBALFOUNDRIES design-rule compliant designs. The engineer will work with the GLOBALFOUNDRIES Customer Engineering team to review and understand the i...
Description Job Description: Defines module interfaces/formats for simulation. Performs Logic design for integration of cell libraries, functional units and sub-systems into SoC full chip designs, Register Transfer Level coding, and simulation for SoCs. Contributes to the development of multidimensional designs involving the layout of complex integrated circuits. Performs various aspects of the S...
As a senior member of the SOC Design team you will be responsible for the following 1) Microarchitecture and design of RTL code for high performance (low latency, high bandwidth, high frequency), low area, and low power 2) Own all aspects of development design for large SOC blocks including: Internal and external IP integration, design of system bus and control bus logic for connectivity of IP b...
As a Full Chip Integration Engineer, you will be participating in the physical design, integration and verification of high performance processor project. Your responsibilities include: Full chip floorplan, area optimizations, block partitioning and pin placements. Own chip level place and route database and verification. Develop and validate power grid. Drive Formal verification, block and f...
As a senior member of the SOC Design team you will be responsible for the following 1)Full chip and block level timing closure ownership throughout the entire project cycle (RTL, synthesis and physical implementation) 2)Develop and maintain methodology and flows related to timing verification and closure 3)Generation of block and full chip timing constraints MSEE or related field This position...
Job Description: Defines module interfaces/formats for simulation. Performs Logic design for integration of cell libraries, functional units and sub-systems into SoC full chip designs, Register Transfer Level coding, and simulation for SoCs. Contributes to the development of multidimensional designs involving the layout of complex integrated circuits. Performs various aspects of the SoC design flo...
Intel CA
880576true880576falseSubmission for the position: Validation Lead - (Job Number: 741473)false880576falsetruehttps://intel.taleo.net/careersection/jobdetail.ftl?job=741473&lang=enValidation LeadfalseValidation Lead741473If you're interested in computer graphics and working with leading graphics software engineers on Intel's latest GPU/CPU architecture, then our Visual and Parallel Computing Group (...
Description If you're interested in computer graphics and working with leading graphics software engineers on Intel's latest GPU/CPU architecture, then our Visual and Parallel Computing Group (VPG) has opportunities for you. VPG delivers Intel's 3D graphics, media, display GPU, and Parallel Computing Technology. In this position, you will be playing a key role in the pre-silicon validation of In...
Description If you're interested in computer graphics and working with leading graphics software engineers on Intel's latest GPU/CPU architecture, then our Visual and Parallel Computing Group (VPG) has opportunities for you. VPG delivers Intel's 3D graphics, media, display GPU, and Parallel Computing Technology. In this position, you will be playing a key role in the pre-silicon validation of In...
If you're interested in computer graphics and working with leading graphics software engineers on Intel's latest GPU/CPU architecture, then our Visual and Parallel Computing Group (VPG) has opportunities for you. VPG delivers Intel's 3D graphics, media, display GPU, and Parallel Computing Technology. In this position, you will be playing a key role in the pre-silicon validation of Intel's leading...

Get new jobs by email for this search
We'll keep looking and send you new jobs that match this search.
email me

Upload your resume and let employers find you!
It's that simple!

Maintenance Career Tools

Group Leader

Salaries

$20,800.00 - $105,040.00
Typical Salary for Group Leader in California
(383 Respondents)
Source: Monster.com Careerbenchmarking Tool

Education / Training

Bachelor's
31.7%
Some College Coursework Completed
19.7%
High School
16.6%
Master's
12.9%
Associates
10%
Doctorate
3.8%
(319 Respondents)
Source: Monster.com Careerbenchmarking Tool
For Employers: Post Jobs | Search Resumes | Advertise
About Monster | Work for Monster | Advertise with Us | AdChoices | Partner with Us | Investor Relations | Social Media
Terms of Use | Privacy Center | Accessibility Center | Help | Security | Contact Us | Sitemap | Mobile
©2014 Monster - All Rights Reserved U.S. Patents No. 5,832,497; 7,599,930 B1; 7,827,125 and 7,836,060 MWW - Looking for Monster Cable? - V: 2014.4.50.56-221
eTrustLogo